

AN INTERCONNECT-AWARE METHODOLOGY FOR INTEGRATED CIRCUIT DESIGN

Field of Invention

5 This invention relates generally to integrated circuit design, and in specific to analog and mixed signal (AMS) design of on-chip transmission lines.

Background

The recently introduced SiGe BiCMOS technology enables a tremendous increase in on-chip signal bandwidth in the areas of analog and mixed signal (AMS) design. Undoubtedly, the increased bandwidth capability has created new chip design challenges.

Fig. 1 is a flow chart of prior art integrated circuit design flow. As is common in AMS design practice, a designer starts with an architecture and floor plan definitions stage 12. During stage 12, the project is defined on the system level, which means that major design blocks and their locations may be determined.

Next is the schematic design stage 14, wherein a schematic of the design is drawn up. In schematic stage 14, the design components such as transistors and resistors may be defined, and may be connected by ideal wires. Typically at this stage, the wires and connections may be defined without considering the wire delay, signal distortion across the wire, etc.

During a physical design stage 16, the actual physical location (e.g. layout) of the components and wires on the silicon is defined. Next is a post layout extraction stage 18, wherein an automatic approximate calculation may be performed for the

wire non-ideal properties, which usually includes wire capacitance to ground, and in some instances, also for the cross capacitance between wires as well as the wire resistance. In other instances, the wire inductance may also be extracted. In the final stage, simulation 20, all elements, including the extracted wire parameters from stage 18, are simulated and compared to the original design requirements.

If the results of simulation 20 are slightly different from the design requirements, the designer may return to stage 16, repeating that stage and the following stages. However, if the results of simulation 20 are much different from the required results, which may happen, especially with high speed designs, the designer may not be able to salvage the physical design, and may find that it is easier and less time consuming to redesign the system, rather than try and modify the existing design. In this case, the designer may find himself returning to stage 14, and having to perform an almost total redesign.

In order to avoid such time-wasting efforts, it is the practice of highly experienced designers to try and somehow estimate the impacts of the main interconnects already in schematic design stage 14. In multi-GHz design regimes, on-chip interconnects may have a major impact on an integrated circuit (IC) performance, and produce thereto large time delays, overshoots, ringing effects, dispersion, etc. The common practice is therefore to try, during the extraction stage 18, to estimate the delay produced by the interconnect, and thus compensate for the interconnect impact. There have been partial successes in estimating the capacitance (C) and resistance (R) effect, however, disappointingly, it has proved very difficult to estimate the inductance (L) effect, and the cross-capacitance (xC) effect,

since an accurate extraction of the inductance requires the knowledge of the return path current for each wire, which is impossible at post layout stage without making very simplifying assumptions that lead to large errors. In multi-GHz designs, the inductance effect has proven to have a large impact, and traditional post-layout treatment of on-chip interconnects still leads to either numerous design iterations and consequently to longer time-to-market, or to a significant amount of over-design. There therefore exists a need to provide efficient and effective AMS design methodology.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221

Summary

In continuation of the discussion from the Background, in integrated circuit or specifically chip design in the high speed AMS domain is characterized by a frequent need for true-transient time-domain simulations, high importance of signal integrity, and characteristic bandwidths in the microwave region. In prior art design flows, the typical layout is relatively sparse, with is usually not well-defined impedance environment and a basically serial design flow (e.g. layout after schematic).

Due to these characteristics, the inventors of the present invention have invented an on-chip interconnect-aware AMS design flow. One embodiment of the present design flow incorporates interconnect influences into the standard design procedure, and thus, may account for transmission line phenomena, which abound at such high bandwidths. As such, a preferred embodiment of the present invention may provide an on-chip interconnect-aware design flow adaptable for high-speed AMS applications.

The inventors of the present invention have further provided an additional embodiment of the present invention that differentiates between critical interconnect lines, and not critical interconnect lines, an issue which has largely been ignored by prior art design flows.

Additionally noted, prior art microwave design flows address the issue of interconnect modeling in the frequency domains, and do not fully develop the issue of interconnect modeling in the time domain. Furthermore, prior art AMS design flows have also not adequately developed time domain interconnect models at high

bandwidths, and as such, this is addressed in an embodiment of the present invention.

There is therefore provided, in accordance with an embodiment of the present invention, a method for designing integrated circuits (IC). The integrated circuits may be either analog and mixed signal (AMS) circuits or application specific integrated circuits (ASIC).

The method includes defining a chip architecture and a floor plan, identifying one or more critical interconnect lines, and defining transmission line topologies for design of the critical interconnect lines. Next a schematic design of the IC may be determined and a physical layout of the IC may be defined. Further the electrical parameters of the layout may be extracted and the schematic design is simulated. The method may also include receiving the results of the simulation, and comparing the simulation results to a set of initial design requirements. According to the results, the steps commencing with determining a schematic design may be repeated.

The method may include choosing from a set of predefined parameterized topologies or defining a set of topologies. The schematic design may include models of the one or more transmission line topologies. The electrical parameters of the models may be calculated. The electrical parameters may include capacitance, low frequency inductance, high frequency inductance, low frequency series resistance, high frequency series resistance, TEM impedance, and matrix representations of one or more of the parameters.

Estimated length, metal level assignment and manual user selection may be used to identify the critical interconnect lines. Parameterized cells may be created from the models.

There is therefore provided, in accordance with an embodiment of the present invention, a method for designing integrated circuits wherein defining the chip architecture and a floor plan includes defining critical interconnect wires.

There is therefore provided, in accordance with an embodiment of the present invention, a system for integrated circuit design. The system may include a high level design including a chip architecture, a floor plan, and one or more critical interconnect wire topologies, a schematic design, a physical layout, extracted and calculated parameters and simulation results.

The schematic design may include one or more circuit components and one or more critical interconnect wire models. The physical layout may include the circuit components and the critical interconnect wire topologies. The extracted parameters may be derived from the circuit components, and the calculated parameters may be of the critical interconnect wire models. The results may be from simulation of the schematic design, the extracted parameters and the calculated parameters.

There is therefore provided, in accordance with an embodiment of the present invention, an integrated circuit design kit including one or more circuit components topologies, and one or more critical interconnect lines topologies. The interconnect line topologies may be predefined. The kit may further include one or more circuit components models and one or more critical interconnect lines models.

There is therefore provided, in accordance with an embodiment of the present invention, a topology of critical interconnect lines, where in some cases, the topology is predefined. The topology may include a definite current return path wherein the sum of the currents of a cross section of the topology is zero. The topology may also
5 include electrical parameters such as capacitance, low frequency inductance, high frequency inductance, low frequency series resistance, high frequency series resistance, TEM impedance, and matrix representations of one or more of the parameters.

The topology may include one or more signal wires and one or more shielding wires. The shielding wires may be side shielding wires located on the sides of the signal wires, and/or a bottom shielding wire. The shielding wires may be shielding layers.

There is therefore provided, in accordance with an embodiment of the present invention, a computer software product for designing an integrated circuit. The product may include a computer readable medium in which program instruction are stored, which instructions, when read by a computer, cause the computer to create a topology of critical interconnect lines. The product may further include a model of critical interconnect lines. There is alternatively provided a computer software product for creating a design kit, wherein the kit may include a topology of critical interconnect
20 lines.

Brief Description

Embodiments of the invention will now be described, by way of example, with reference to the accompanying drawings, in which:

Fig. 1 is a flow diagram of an exemplary prior art design flow;

5 Fig. 2 is a flow diagram of a design flow, constructed and operated according to an embodiment of the present invention;

Fig. 3(a) - (f) are illustration of examples of geometries for on-chip T-mode implementations constructed according to an embodiment of the present invention; and Fig. 4 is a flow chart illustrating one alternative embodiment of basic stages for calculating the RCL frequency network components of a critical transmission line.

110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

Detailed Description

The present invention is an integrated circuit, on-chip, interconnect-aware methodology, and associated apparatus which may be adaptable for enabling early incorporation of on-chip transmission line (T-line) components into high-speed analog and mixed signal (AMS) design flow.

For clarity purposes herein, it is noted that interconnect lines are wires connecting one or more active and passive components in a design. Some interconnect lines are critical, namely their non-ideal behavior has a large effect on performance, and other may not be. Transmission lines (T-lines) and T-line topologies are inventive, defined, geometric tools that may control the non-ideal behavior properties of the critical interconnect lines and model thereto.

Additionally noted, references herein to high frequency is defined as a bandwidth wherein the inductance of the wires may have a high impact on the integrated circuit (IC) performance.

The present inventive interconnect-aware design methodology supports designing the critical interconnect lines from the very beginning, rather than extract them in post layout stages, as is common in prior art design flow. Critical interconnect lines may therefore be identified, modeled as T-lines and incorporated in a netlist from the early stages of the design flow, and their parameters may be updated as the design evolves towards maturity. By incorporating on-chip critical interconnect lines into the simulation via dedicated T-line topologies and models, the present process and apparatus may enable higher IC performance predictability for high speed designs.

A possible embodiment of the present invention may be to provide a set of parameterized T-line structures, or topologies, comprising one, two, or more, coupled microstrip lines with optional side shielding, accompanied by compact true transient models. The T-line topology set may be integrated within a design kit for a specific technology. The set may use and contain the relevant technology data, as a consistent manner with the implementation of other library elements. The allowed set of the T-line topologies may therefore be regarded as an integral part of the specific technology, and may be predefined for selection by the designer/user.

Reference is now made to Fig. 2, a flow chart of an interconnect aware design flow, constructed and operated according to an embodiment of the present invention. The flow chart of Fig. 2 comprises high level design stage 22, a schematic design stage 24, a physical design stage 26, a smart extraction stage 28 and final simulation stage 20.

Stage 22 starts with architecture and floorplan definitions. During stage 22, most of the critical interconnect lines to be modeled as on-chip T-line topologies 30 are identified and defined. The T-line topologies 30 may be a set of allowed structures modeling the critical interconnect lines. T-line topologies 30 will be described in detail in connection with Figs. 3.

It is noted that while most of the critical interconnect lines may be identified and modeled during stage 22, there may be critical interconnect lines which are identified and modeled at a later stage in the design.

In the present invention, it may be assumed that within the AMS domain only a limited set of signal lines produce significant transmission line effects, and only those

critical lines must be accounted for by T-line components. This approach is similar to the general paradigm of critical parasitics selection, however, prior art design methods did not realize the significance of the proper design and early estimation of the interconnects, and addressed them only in later stages of design.

5 As is apparent to those skilled in the art, the selection of the critical interconnect lines may be based on many criteria, including the estimated length and metal level assignment. Typically these critical lines may be the longer high-speed lines. The number of critical lines is usually much lower than the total number of wires in a given design. It is noted that due to the much higher bandwidths experienced in high speed AMS designs as compared with conventional VLSI designs, the lines that may be modeled using T-line topologies 30 are typically much shorter, and may be in the order of few hundred microns.

As is additionally apparent to those skilled in the art of AMS design, the choice of critical lines may also depend on the signal integrity and timing requirements from a given line, which is highly dependent on the specific application. The selection may also comprise the considerations for RC or RLC, or RLC with frequency dependent parameter models.

15 In this stage 22, the geometry of T-line topologies 30 may be defined, after which, an embedded algorithm may calculate the electrical parameters of the line, such as capacitance, low- and high-frequency inductance, series resistance, and impedance (odd and even impedances for coupled lines) at high frequency limit. It is noted, that in alternative embodiments parameterized topologies 30 may be predefined and available for selection.

Next is the schematic design stage 24 wherein a schematic is drawn up of the circuit elements. It is noted that in an embodiment of the present invention, T-line topologies 30 may be netlisted and simulated together with other circuit elements (like transistors, resistors etc.) and treated equally throughout the design process.

5 At the physical design stage 26, the actual physical location on the silicone chip (layout) of the components and wires is defined. Additionally, the on-chip T-line topologies 30 may be transferred into the layout view as parameterized cells (p-cells) correct by construction both from DRC and LVS points of view. During this stage 26, the actual lengths of the T-line topologies 30 may be slightly different from their schematic level designed values, and some stretching and bending may be required, along with possible refinement in the T-line topology 30 geometry parameters. A manual back-annotation of the T-line parameters to schematic is therefore recommended for the sake of maintaining identical schematic and layout views.

10 During the post-layout stage, e.g. smart extraction stage 28, wires modeled as T-line topologies 30 are recognized and treated as other library elements, namely their extracted geometrical parameters are transferred into the same model equations for post-layout simulation.

15 The rest of the wires are extracted and modeled only at this post-layout stage 28, using standard extraction techniques, which usually do not consider interconnect inductance at all, or consider it very roughly. As previously discussed, typically, standard extraction procedure, is much less accurate than the special treatment described above.

The complete netlist, combining both the T-line components and the layout-extracted components, may then be simulated (simulation stage 20) to complete a bottom-up verification of the design process. Stage 20 may then compare the simulated results with the original design requirements and produce a degree of merit of the design. A correct choice of critical interconnect lines in the previous design stages may increase the possibility for a one-iteration success.

It is noted, as above, that it may also be possible that additional lines are identified as critical at a later stage of the design, and their corresponding T-line topologies 30 are added into the simulation model. However, in most practical design examples, most of the critical lines can be identified at an early design stage.

Reference is now made to Figs. 3(a) - (f), block diagrams illustrating examples of T-line topologies 30. T-line topology 30 may be designed using a predefined parameterized set of allowed interconnect structures or geometries with variable dimensions. The basic feature of such a structure may be that most of the electric field lines and the current return path are contained within the structure boundary, which solves the problem of the otherwise unknown return path for the current. Figs. 3(a) - (f) present examples of possible generic geometries of T-line topologies 30, wherein Figs. 3(a) - (d) are microstrip topologies and Figs. 3(e) - (f) are coplanar topologies.

A preferred embodiment of the present invention may use two metal layers, where a top metal layer, signal line 40 carries the signal and a bottom layer 42 serves as a current return path. Other embodiments may include other geometries as well, such as coplanar topologies in which the current return path is in the side shielding

mode of the same metal layer of the signal line, or where the selection criterion may be the cost effectiveness of a structure in terms of performance, versus its cost from the layout point of view. As such, it is noted that other topologies such as no-shielded topologies, or tri-topologies are included within the principles of the present invention.

5 The methodology described is therefore not limited to any specific on-chip T-line structure, however, preferably the structure may comply with the criteria defined as follows.

As mentioned before, a basic requirement for a qualified interconnect geometry may be a closed environment condition, e.g. the majority of electric field lines are closed within the structure cross section. Hence, the T-line topology 30 may contain its own return path, namely, the sum of the currents in its cross section is zero.

Thus, the closed environment condition depends not only on the geometry, but also on the proper connectivity of the return path of the T-line in the circuit. This condition implies that both the electric and the magnetic coupling to nearby parallel lines are kept small, which may also solve the problem of the crosstalk from or to the critical lines.

As such, an embodiment of the present invention uses a bottom layer 42 or side wires as shielding. Bottom shielding may also eliminate the coupling to the conductive silicon substrate, consequently the substrate cross talk may be kept low.

20 In general, shielding may also keep the line impedance well controlled. Other types of shielding such as a top shielding layer only, or both bottom and top shielding, or no shielding, are possible in other embodiments of this invention. As an example, in one embodiment two coupled lines carrying a differential signal may serve as the return

paths for each other, without requiring any additional shielding, which may not be recommended due to the possible residual common mode signal.

Preferred embodiments of the present invention may be to provide two types of shielded structures: a single wire T-line topology 30 illustrated in Figs. 3(a) and (c) and two coupled wire T-line topologies 30 illustrated in Figs. 3(b) and (d), the latter being more suitable for differential designs. All possible metal layer combinations that are supported by the given technology may be used for signal and shielding. Another preferred embodiment is to provide also the additional coplanar geometries shown in Figs. 3(e) and (f).

It is noted that in Figs. 3, w is the width of signal line 40, w_s is the width of the side shielding 44, t_h is the thickness of signal line 40 and shielding 42, h is the distance between bottom shielding 42 and signal line 40, s is the distance between shielding 44 and signal line 40, d is the distance between the signal lines in a two coupled wire structure 40, w_g and t_{hg} are the length and thickness of the bottom shielding 42, respectively.

In Figs. 3(a) and (c), the width of the bottom return path layer 42 may be larger than the width of the signal line 40, in order to insure the closed environment condition. This shielding methodology may also reduce the inductance of the T-line topology 30 structure, thereby reducing many inductance related signal integrity problems in high-speed IC designs, such as overshoots, ringing noise, and even damped resonances in longer wires.

Both types of T-line topology 30 structures may provide a side shielding 44 of the signal line 40, as shown in Figs. 3(b), (d), (e) and (f). In cases 3(b) and (d),

stacked vias are connected between the side shielding 44 and the bottom shielding (layer 42), ensuring equal potential on the bottom and side shield, since the via-to-via separation is designed to be smaller than the shortest possible on-chip wavelength. This via connection is optional, and may not be needed in some instances.

5 As an additional example, in Figs. 3(e) and (f) only side shielding is provided, thus allowing for extra design flexibility. This topology may be especially useful in CMOS high-density layout designs wherein the uses of the bottom shielding (Figs. 3(a) (d)) may cause design difficulties.

At the present stage, the methodology forbids any metal shape collinear with the on-chip signal wire to be placed in higher metal layers right above it. However, this restriction may not be applied when the collinear higher line is far above the T-line signal wire. This restriction, and other restrictions, may follow from the introduction of T-lies into the design flow in order to allow for good design practice.

10 T-line models, as derived from the T-line topology 30, may be pure RLC (resistance, inductance, capacitance) in nature. In addition to that, the RLC networks representing the T-lines which are constructed and operated according to best embodiment of the present invention, account for frequency dependent skin and proximity effects, while maintaining passivity requirements. While one embodiment of the present embodiment supports an RLC model, with frequency dependent parameters it is noted that T-line topologies 30 may also support C, RC and RCL
15 frequency independent models. T-line topologies 30 may also be modeled by direct time domain solutions of telegraph or Maxwell equations.

Calculation of the T-line 30

Simulation of signal integrity in AMS and digital designs may include both time domain simulations and frequency domain simulations. Modeling of T-lines may be more readily achieved in the frequency domain, and thus, prior art methods typically simulated transmission lines in that domain.

In order to allow for time domain analysis, it is therefore common to use frequency domain simulations and translate them to the time domain using either the inverse fast Fourier transform or the inverse Laplace transform. Unfortunately, this method requires a periodic time domain excitation and does not allow for true transient simulation, namely having the system in one state and moving in time to another state without repetition, which may be highly desirable in AMS design practice.

One benefit of direct time domain simulations over the use of the above translation method (from frequency domain to time domain) is that time domain simulations inherently enable large signal simulation with nonlinear components, such as transistors, while frequency domain simulations, (and hence any translated time domain simulations from them), usually assume small or medium signal models (such as harmonic balance) for the transistors. Large signal simulations are essential in AMS designs that include switching circuits and power stages.

Another way to enable time domain simulations of circuits including on-chip T-lines is to solve Maxwell's equations (e.g. telegrapher equations) directly in time domain. This approach normally requires an electromagnetic field solver to be a built-in part of the design flow, implying various problems of convergence, stability,

and time consuming process, even for medium size (several tenths of T-lines) designs, or it may require approximate mathematical formulation for lossy T-lines, which usually leads to severe passivity problems.

5 An embodiment of the present invention may incorporate on-chip T-line models, based on RLC ladder networks with frequency dependent parameters. Unlike many analytical time domain approximations, this approach is inherently passive by construction, and may be built to restore the frequency dependence of both the inductance and the resistance over the full bandwidth from DC to the transistor cut-off frequency (100 GHz for SiGe technology). The use of pure RLC networks enables further network reduction using standard techniques, such as AWE, CFH, or Krylov Subspace on the SPICE generated matrix, and may also be very convenient when considering the migration of the model to other circuit level simulation softwares.

By way of example only, the following is a sample method for calculating the components of a RLC network in a T-line model. A flow chart of such is illustrated in Fig. 4, to which reference is now made.

Each model of a T-line topology 30 may consist of several RLC segments built from fixed elements, arranged in such a way that the total inductance and resistance are frequency dependent. The calculation of the values of the RLC network components may include several steps, which are given below.

20 In the first step (step 50), from an electrostatic and magneto-static model 51, the static (low frequency) values of the RLC parameters of the T-Line topology 30, per unit length, are calculated. The static resistance calculation is obvious in rectangular cross sections, unless cheese holes appear in the copper lines, which requires the

development of approximate resistance expressions. Several approaches are reported in the literature for modeling of low frequency line capacitance and inductance in rectangular geometries by expressions.

As an example, closed form, semi-analytical expressions were developed for the specific case of the T-line topology 30 structures of Figs. 3. The models comply with basic electrostatic and magneto-static principles and have correct asymptotic behavior with about 10% error (with respect to EM solver) in the entire usable geometry parameter range. This level of precision complies with the T-Line impedance variations in a typical silicon process due to the technology process variations. In addition, a 10% variation in RLC data usually causes insignificant deviations in the time domain simulated waveform shapes.

In the second step of the calculation (step 52), the high frequency limit transverse electromagnetic (TEM) inductance matrix may be calculated from the capacitance data, making use of quasi-TEM approximation, which holds up high frequencies in closed environment topologies, such as those shown in Figs. 3.

In the third step (step 54), these boundary RLC values may be used to calculate the actual values in a reduced RLC network, in a way that correctly describes the T-line topology 30 behavior across the whole frequency range of interest.

The algorithm embedded in each on-chip T-Line component receives the geometry parameters w , s , d and layer selection (as shown in Figs. 3) and constructs the equivalent RLC network described above, which is then used by a circuit-level simulator. The geometry parameters w , s , d and layer selection may typically be user

input parameters, and may be determined by several design constraints, in the same manner of the selection of critical wires.

The accuracy of the RLC models may be at least within the expected process variation of line impedance in silicon based metalization, which is usually about 10%.

5 The use of quasi-TEM approach for high bandwidth on-chip T-Line models is justified in topologies satisfying the closed environment condition by the fact that the cross sectional dimensions of the on chip T-Line structures, shown in Figs. 3, are few microns at the most, and are very small compared with the shortest on-chip wavelength, even at very high bandwidths.

10 The approach of identifying the critical lines in a design, designing them using a predefined parameterised set of topologies, may be applied to other relevant integrated circuit design niches. The other design niches may include Application Specific Integrated Circuits (ASIC), Silicon On Chip (SOC), and/or Very Large Scale Integration (VLSI). An example of an additional topology is a set of coplanar lines with
15 a parametrically defined environment.

It will be appreciated by persons skilled in the art that the present invention is not limited by what has been particularly shown and describe herein above. Rather, the scope of the invention may be defined by the claims that follow: